5 nm process

History

Background

Quantum tunnelling effects through the gate oxide layer on "7 nm" and "5 nm" transistors became increasingly difficult to manage using existing semiconductor processes. Single-transistor devices below 7 nm were first demonstrated by researchers in the early 2000s. In 2002, an IBM research team including Bruce Doris, Omer Dokumaci, Meikei Ieong and Anda Mocuta fabricated a 6-nanometre silicon-on-insulator (SOI) MOSFET.

In 2003, a Japanese research team at NEC, led by Hitoshi Wakabayashi and Shigeharu Yamagami, fabricated the first 5 nm MOSFET.

In 2015, IMEC and Cadence fabricated 5 nm test chips. The fabricated test chips were not fully functional devices, but rather are to evaluate patterning of interconnect layers.

In 2015, Intel described a lateral nanowire (or gate-all-around) FET concept for the "5 nm" node.

In 2017, IBM revealed that it had created "5 nm" silicon chips, using silicon nanosheets in a gate-all-around configuration (GAAFET), a break from the usual FinFET design. The GAAFET transistors used had 3 nanosheets stacked on top of each other, covered in their entirety by the same gate, just like FinFETs usually have several physical fins side by side that are electrically a single unit and are covered in their entirety by the same gate. IBM's chip measured 50 mm2 and had 600 million transistors per mm2, for a total of 30 billion transistors (1667 nm2 per transistor or 41 nm actual transistor spacing).

Commercialization

In April 2019, Samsung Electronics announced they had been offering their "5 nm" process (5LPE) tools to their customers since 2018 Q4. In April 2019, TSMC announced that their "5 nm" process (CLN5FF, N5) had begun risk production, and that full chip design specifications were now available to potential customers. The N5 process can use EUVL on up to 14 layers, compared to only 5 or 4 layers in N6 and N7++. For the expected 28 nm minimum metal pitch, SALELE is the proposed best patterning method.

For their "5 nm" process, Samsung started process defect mitigation by automated check and fix, due to occurrence of stochastic (random) defects in the metal and via layers.

In October 2019, TSMC reportedly started sampling 5 nm A14 processors for Apple. At the 2020 IEEE IEDM conference, TSMC reported their 5 nm process had 1.84x higher density than their 7nm process. At IEDM 2019, TSMC revealed two versions of 5 nm, a DUV version with a 5.5-track cell, and an (official) EUV version with a 6-track cell.

In December 2019, TSMC announced an average yield of approximately 80%, with a peak yield per wafer of over 90% for their "5 nm" test chips with a die size of 17.92 mm2. In mid 2020 TSMC claimed its (N5) "5 nm" process offered 1.8x the density of its "7 nm" N7 process, with 15% speed improvement or 30% lower power consumption; an improved sub-version (N5P or N4) was claimed to improve on N5 with +5% speed or -10% power.

On 13 October 2020, Apple announced a new iPhone 12 lineup using the A14. Together with the Huawei Mate 40 lineup using the HiSilicon Kirin 9000, the A14 and Kirin 9000 were the first devices to be commercialized on TSMC's "5 nm" node. Later, on 10 November 2020, Apple also revealed three new Mac models using the Apple M1, another 5 nm chip. According to Semianalysis, the A14 processor has a transistor density of 134 million transistors per mm2.

In October 2021, TSMC introduced a new member of its "5 nm" process family: N4P. Compared to N5, the node offered 11% higher performance (6% higher vs N4), 22% higher power efficiency, 6% higher transistor density and lower mask count. TSMC expected first tapeouts by the second half of 2022.

In December 2021, TSMC announced a new member of its "5 nm" process family designed for HPC applications: N4X. The process featured optimized transistor design and structures, reduced resistance and capacitance of targeted metal layers and high-density MiM capacitors. The process was expected at that time to offer up to 15% higher performance vs N5 (or up to 4% vs N4P) at 1.2 V and supply voltage in excess of 1.2 V. TSMC, at that time, said that they expected N4X to enter risk production by the first half of 2023.

In June 2022, Intel presented some details about the Intel 4 process (known as "7 nm" before renaming in 2021): the company's first process to use EUV, 2x higher transistor density compared to Intel 7 (known as "10 nm" ESF (Enhanced Super Fin) before the renaming), use of cobalt-clad copper for the finest five layers of interconnect, 21.5% higher performance at iso power or 40% lower power at iso frequency at 0.65 V compared to Intel 7 etc. Intel's first product to be fabbed on Intel 4 was Meteor Lake, powered on in Q2 2022 and scheduled for shipping in 2023. Intel 4 has contacted gate pitch of 50 nm, both fin and minimum metal pitch of 30 nm, and library height of 240 nm. Metal-insulator-metal capacitance was increased to 376 fF/μm², roughly 2x compared to Intel 7.{{cite web

On 27 September 2022, AMD officially launched their Ryzen 7000 series of central processing units, based on the TSMC N5 process and Zen 4 microarchitecture. Zen 4 marked the first utilization of the 5 nm process for x86-based desktop processors. In December 2022 AMD also launched the Radeon RX 7000 series of graphics processing units based on RDNA 3, which also used the TSMC N5 process.

On 26 August 2024 IBM introduced their Telum II processor, based on Samsung's 5 nm process.

On 11 December 2025, TechInsights announced that after analyzing the Kirin 9030 processor that powers Huawei's Mate 80 Pro Max smartphone, it has confimred that the Kirin 9030 is manufactured using SMIC's N+3 process, a "scaled evolution" of SMIC's 7 nm class process and indicates that SMIC is approaching "true 5 nm-equivalent node without EUV lithography."

Nodes

Transistor gate pitch is also referred to as CPP (contacted poly pitch) and interconnect pitch is also referred to as MMP (minimum metal pitch).

4 nm

Transistor gate pitch is also referred to as CPP (contacted poly pitch) and interconnect pitch is also referred to as MMP (minimum metal pitch).

Beyond 4 nm

Main article: 3 nm process

"3 nm" is the usual term for the next node after "5 nm". , TSMC has started producing chips for select customers, while Samsung and Intel have plans for 2024.

"3.5 nm" has also been given as a name for the first node beyond "5 nm".

References

References

1. Cutress, Dr Ian. "'Better Yield on 5nm than 7nm': TSMC Update on Defect Rates for N5".
2. "Marvell and TSMC Collaborate to Deliver Data Infrastructure Portfolio on 5nm Technology".
3. (23 July 2020). "No More Nanometers".
4. (2021). "International Roadmap for Devices and Systems: 2021 Update: More Moore". IEEE.
5. (10 September 2019). "TSMC's 7nm, 5nm, and 3nm "are just numbers… it doesn't matter what the number is"".
6. Samuel K. Moore. (21 July 2020). "A Better Way to Measure Progress in Semiconductors: It's time to throw out the old Moore's Law metric". IEEE.
7. "Quantum Effects At 7/5nm And Beyond". Semiconductor Engineering.
8. (9 December 2002). "IBM claims world's smallest silicon transistor - TheINQUIRER".
9. (December 2002). "Extreme scaling with ultra-thin Si channel MOSFETs".
10. "NEC test-produces world's smallest transistor".
11. (December 2003). "Sub-10-nm planar-bulk-CMOS devices using lateral junction control".
12. (4 July 2023). "IMEC and Cadence Disclose 5nm Test Chip".
13. "The Roadmap to 5nm: Convergence of Many Solutions Needed".
14. Mark LaPedus. (20 January 2016). "5nm Fab Challenges".
15. (5 June 2017). "IBM unveils world's first 5nm chip".
16. Huiming, Bu. (5 June 2017). "5 nanometer transistors inching their way into chips".
17. (5 June 2017). "IBM Figures Out How to Make 5nm Chips".
18. Shilov, Anton. "Samsung Completes Development of 5nm EUV Process Technology".
19. (3 April 2019). "TSMC and OIP Ecosystem Partners Deliver Industry's First Complete Design Infrastructure for 5nm Process Technology". TSMC.
20. "SALELE Double Patterning for 7nm and 5nm Nodes".
21. (23 March 2020). "Process related yield risk mitigation with in-design pattern replacement for system ICs manufactured at advanced technology nodes".
22. Solca, Bogdan. (22 October 2019). "TSMC already sampling Apple's 5 nm A14 Bionic SoCs for 2020 iPhones".
23. (21 March 2020). "TSMC Details 5 nm".
24. "Application-Specific Lithography: Patterning 5nm 5.5-Track Metal by DUV".
25. "5nm CMOS Production Technology Platform featuring full-fledged EUV, and High Mobility Channel FinFETs with densest 0.021µm2 SRAM cells for Mobile SoC and High Performance Computing Applications".
26. Cutress, Dr Ian. "Early TSMC 5nm Test Chip Yields 80%, HVM Coming in H1 2020".
27. Hruska, Joel. (25 August 2020). "TSMC Plots an Aggressive Course for 3nm Lithography and Beyond".
28. Patel, Dylan. (27 October 2020). "Apple's A14 Packs 134 Million Transistors/mm², but Falls Short of TSMC's Density Claims".
29. (26 October 2021). "TSMC Expands Advanced Technology Leadership with N4P Process".
30. (26 October 2021). "TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node".
31. (29 August 2022). "AMD Launches Ryzen 7000 Series Desktop Processors with "Zen 4" Architecture: the Fastest Core in Gaming".
32. (30 August 2022). "AMD's Lisa Su confirms chiplet-based RDNA 3 GPU architecture".
33. (11 December 2025). "SMIC N+3 Confirmed: Kirin 9030 Analysis Reveals How Close SMIC Is to 5nm".
34. "International Technology Roadmap for Semiconductors 2.0 2015 Edition Executive Report".
35. "5 nm lithography process".
36. "IRDS international roadmap for devices and systems 2017 edition".
37. Jones, Scotten. (29 April 2020). "Can TSMC Maintain Their Process Technology Lead".
38. (6 August 2019). "Samsung Foundry Update 2019".
39. (19 October 2019). "Samsung 5 nm and 4 nm Update".
40. "5 nm lithography process".
41. (5 July 2022). "Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements".
42. "The TRUTH of TSMC 5nm".
43. (4 September 2022). "N3E Replaces N3; Comes in Many Flavors".
44. (4 December 2022). "Did We Just Witness The Death Of SRAM?".
45. "A Reliability Enhanced 5nm CMOS Technology Featuring 5th Generation FinFET with Fully-Developed EUV and High Mobility Channel for Mobile SoC and High Performance Computing Application".
46. "Samsung Foundry Vows to Surpass TSMC within Five Years".
47. Cutress, Dr Ian. "Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A?!".
48. Smith, Ryan. "Intel 4 Process Node In Detail: 2x Density Scaling, 20% Improved Performance".
49. "NVIDIA Delivers Quantum Leap in Performance, Introduces New Era of Neural Rendering With GeForce RTX 40 Series".
50. (16 December 2021). "TSMC Introduces N4X Process". TSMC.
51. (16 December 2021). "The Future Is Now (blog post)".
52. Shilov, Anton. (17 December 2021). "TSMC Unveils N4X Node".
53. Shilov, Anton. (25 April 2024). "TSMC Preps Cheaper 4nm N4C Process for 2025, Aiming for 8.5% Cost Reduction".
54. Formerly called Intel 7nm
55. (20 October 2022). "Intel Core i9-13900K and i5-13600K Review: Raptor Lake Brings More Bite". [[AnandTech]].
56. (27 May 2023). "TSMC N3, and Challenges Ahead".
57. Use HP cells only
58. (28 June 2024). "VLSI Technology Symposium – Intel describes i3 process, how does it measure up?".
59. (11 March 2025). "Samsung Starts Mass Producing Fourth-Gen 4nm Chips as Demand Skyrockets".
60. (29 July 2021). "The summer Intel fell behind". [[The Verge]].
61. "Intel Unveils Meteor Lake Architecture: Intel 4 Heralds the Disaggregated Future of Mobile CPUs".
62. (30 June 2021). "Samsung 3 nm GAAFET Node Delayed to 2024".
63. Shilov, Anton. "Samsung: Deployment of 3nm GAE Node on Track for 2022".
64. Shilov, Anton. "TSMC Update: 2nm in Development, 3nm and 4nm on Track for 2022".
65. (16 January 2017). "15 Views from a Silicon Summit: Macro to nano perspectives of chip horizon".
66. (2017). "INTERNATIONAL ROADMAP FOR DEVICES AND SYSTEMS 2017 EDITION - MORE MOORE". ITRS.